900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

SN74AUC1G86 Datasheet Preview

SN74AUC1G86 Datasheet

SINGLE 2-INPUT EXCLUSIVE-OR GATE

No Preview Available !

www.ti.com
SN74AUC1G86
SINGLE 2-INPUT EXCLUSIVE-OR GATE
SCES389J – MARCH 2002 – REVISED NOVEMBER 2007
FEATURES
1
2 Available in the Texas Instruments NanoFree™
Package
Optimized for 1.8-V Operation and Is 3.6-V I/O
Tolerant to Support Mixed-Mode Signal
Operation
Ioff Supports Partial Power-Down-Mode
Operation
Sub-1-V Operable
Max tpd of 2.5 ns at 1.8 V
Low Power Consumption, 10-µA Max ICC
±8-mA Output Drive at 1.8 V
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DBV PACKAGE
(TOP VIEW)
DCK PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
A
1
B
2
5
VCC
A
1
5
VCC
B
2
GND 3 4 Y
B2
A 15
VCC
GND
3
4Y
GND
3
4
Y
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
This single 2-input exclusive-OR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V
to 1.95-V VCC operation.
The SN74AUC1G86 performs the Boolean function Y = A B or Y = AB + AB in positive logic.
A common application is as a true/complement element. If the input is low, the other input is reproduced in true
form at the output. If the input is high, the signal on the other input is reproduced inverted at the output.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
TA
–40°C to 85°C
ORDERING INFORMATION
PACKAGE (1) (2)
ORDERABLE PART NUMBER
NanoFree™
WCSP (DSBGA) – YZP (Pb-free)
Reel of 3000
SN74AUC1G86YZPR
SOT (SOT-23) – DBV
Reel of 3000 SN74AUC1G86DBVR
SOT (SC-70) – DCK
Reel of 3000 SN74AUC1G86DCKR
TOP-SIDE MARKING(3)
_ _ _UH_
U86_
UH_
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(3) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2002–2007, Texas Instruments Incorporated




etcTI

SN74AUC1G86 Datasheet Preview

SN74AUC1G86 Datasheet

SINGLE 2-INPUT EXCLUSIVE-OR GATE

No Preview Available !

SN74AUC1G86
SINGLE 2-INPUT EXCLUSIVE-OR GATE
SCES389J – MARCH 2002 – REVISED NOVEMBER 2007
www.ti.com
FUNCTION TABLE
INPUTS
A
B
L
L
L
H
H
L
H
H
OUTPUT
Y
L
H
H
L
EXCLUSIVE-OR LOGIC
An exclusive-OR gate has many applications, some of which can be represented better by alternative logic
symbols.
EXCLUSIVE OR
=1
These are five equivalent exclusive-OR symbols valid for an SN74AUC1G86 gate in positive logic; negation may be shown at any two ports.
LOGIC-IDENTITY ELEMENT
=
EVEN-PARITY ELEMENT
2k
ODD-PARITY ELEMENT
2k + 1
The output is active (low) if
all inputs stand at the same
logic level (i.e., A = B).
The output is active (low) if
an even number of inputs
(i.e., 0 or 2) are active.
The output is active (high) if
an odd number of inputs
(i.e., only 1 of the 2) are
active.
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VI
Input voltage range(2)
VO
Voltage range applied to any output in the high-impedance or power-off state(2)
VO
Output voltage range(2)
IIK
Input clamp current
VI < 0
IOK Output clamp current
VO < 0
IO
Continuous output current
Continuous current through VCC or GND
DBV package
θJA
Package thermal impedance(3)
DCK package
YZP package
Tstg Storage temperature range
MIN
MAX UNIT
–0.5
3.6 V
–0.5
3.6 V
–0.5
3.6 V
–0.5
VCC + 0.5 V
–50 mA
–50 mA
±20 mA
±100 mA
206
252 °C/W
154
–65
150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
2
Submit Documentation Feedback
Copyright © 2002–2007, Texas Instruments Incorporated
Product Folder Link(s): SN74AUC1G86


Part Number SN74AUC1G86
Description SINGLE 2-INPUT EXCLUSIVE-OR GATE
Maker etcTI
PDF Download

SN74AUC1G86 Datasheet PDF






Similar Datasheet

1 SN74AUC1G80 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
etcTI
2 SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy