900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

SN74AUP1G02 Datasheet Preview

SN74AUP1G02 Datasheet

Low-Power Single 2-Input Positive-NOR Gate

No Preview Available !

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74AUP1G02
SCES568I – JUNE 2004 – REVISED SEPTEMBER 2016
SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate
1 Features
1 Available in the Ultra Small 0.64 mm2 Package
(DPW) with 0.5-mm Pitch
• Low Static-Power Consumption
(ICC = 0.9 μA Max)
• Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typ at 3.3 V)
• Low Input Capacitance (Ci = 1.5 pF Typ)
• Low Noise – Overshoot and Undershoot
<10% of VCC
• Ioff Supports Live Insertion, Partial-Power-Down
Mode, and Back-Drive Protection
• Input Hysteresis Allows Slow Input Transition and
Better Switching-Noise Immunity at the Input
(Vhys = 250 mV Typ at 3.3 V)
• Wide Operating VCC Range of 0.8 V to 3.6 V
• Optimized for 3.3-V Operation
• 3.6-V I/O Tolerant to Support Mixed-Mode Signal
Operation
• tpd = 4.6 ns Max at 3.3 V
• Suitable for Point-to-Point Applications
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model
(A114-B, Class II)
– 1000-V Charged-Device Model (C101)
Simplified Schematic
2 Applications
• ATCA Solutions
• Active Noise Cancellation (ANC)
• Barcode Scanner
• Blood Pressure Monitor
• CPAP Machine
• Cable Solutions
• DLP 3D Machine Vision, Hyperspectral Imaging,
Optical Networking, and Spectroscopy
• E-Book
• Embedded PC
• Field Transmitter: Temperature or Pressure
Sensor
• Fingerprint Biometrics
• HVAC: Heating, Ventilating, and Air Conditioning
• Network-Attached Storage (NAS)
• Server Motherboard and PSU
• Software Defined Radio (SDR)
• TV: High-Definition (HDTV), LCD, and Digital
• Video Communications System
• Wireless Data Access Card, Headset, Keyboard,
Mouse, and LAN Card
• X-ray: Baggage Scanner, Medical, and Dental
3 Description
This single 2-input positive-NOR gate performs the
Boolean function Y = A + B or Y = A × B in positive
logic.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SOT-23 (5)
2.90 mm × 1.60 mm
SC70 (5)
2.00 mm × 1.25 mm
SOT (5)
1.60 mm × 1.20 mm
SN74AUP1G02
SON (6)
1.45 mm × 1.00 mm
SON (6)
1.00 mm × 1.00 mm
X2SON (5)
0.80 mm × 0.80 mm
DSBGA (6)
1.76 mm × 0.76 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.




etcTI

SN74AUP1G02 Datasheet Preview

SN74AUP1G02 Datasheet

Low-Power Single 2-Input Positive-NOR Gate

No Preview Available !

SN74AUP1G02
SCES568I – JUNE 2004 – REVISED SEPTEMBER 2016
www.ti.com
Table of Contents
1 Features .................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History..................................................... 2
5 Pin Configuration and Functions ......................... 3
6 Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions ...................... 5
6.4 Thermal Information .................................................. 5
6.5 Electrical Characteristics........................................... 6
6.6 Switching Characteristics, CL = 5 pF ........................ 6
6.7 Switching Characteristics, CL = 10 pF ...................... 7
6.8 Switching Characteristics, CL = 15 pF ...................... 7
6.9 Switching Characteristics, CL = 30 pF ...................... 7
6.10 Operating Characteristics........................................ 7
6.11 Typical Characteristics ............................................ 8
7 Parameter Measurement Information .................. 9
7.1 Propagation Delays, Setup and Hold Times, and
Pulse Duration ........................................................... 9
7.2 Enable and Disable Times ...................................... 10
8 Detailed Description ............................................ 11
8.1 Overview ................................................................. 11
8.2 Functional Block Diagram ....................................... 11
8.3 Feature Description................................................. 11
8.4 Device Functional Modes........................................ 11
9 Application and Implementation ........................ 12
9.1 Application Information............................................ 12
9.2 Typical Application ................................................. 12
10 Power Supply Recommendations ..................... 14
11 Layout................................................................... 14
11.1 Layout Guidelines ................................................. 14
11.2 Layout Example .................................................... 14
12 Device and Documentation Support ................. 15
12.1 Receiving Notification of Documentation Updates 15
12.2 Community Resources.......................................... 15
12.3 Trademarks ........................................................... 15
12.4 Electrostatic Discharge Caution ............................ 15
12.5 Glossary ................................................................ 15
13 Mechanical, Packaging, and Orderable
Information ........................................................... 15
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision H (June 2014) to Revision I
Page
• Added missing packages and body size to Device Information table .................................................................................... 1
• Updated pinout images to new format.................................................................................................................................... 3
• Updated Pin Functions table .................................................................................................................................................. 3
• Moved Storage temperature, Tstg to Absolute Maximum Ratings .......................................................................................... 4
• Changed Handling Ratings table to ESD Ratings table ......................................................................................................... 4
• Added Receiving Notification of Documentation Updates section and Community Resources section .............................. 15
Changes from Revision G (March 2010) to Revision H
Page
• Updated document to new TI data sheet format ................................................................................................................... 1
• Deleted Ordering Information table. ....................................................................................................................................... 1
• Updated Ioff in Features. ........................................................................................................................................................ 1
• Added Applications. ................................................................................................................................................................ 1
• Added DPW Package. ........................................................................................................................................................... 3
• Added Handling Ratings table ................................................................................................................................................ 4
• Added Thermal Information table. .......................................................................................................................................... 5
• Added Typical Characteristics. ............................................................................................................................................... 8
2
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: SN74AUP1G02


Part Number SN74AUP1G02
Description Low-Power Single 2-Input Positive-NOR Gate
Maker etcTI
PDF Download

SN74AUP1G02 Datasheet PDF






Similar Datasheet

1 SN74AUP1G00 Low-Power Single 2-Input Positive-NAND Gate
etcTI
2 SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate
etcTI
3 SN74AUP1G04 Low-Power Single Inverter Gate
etcTI
4 SN74AUP1G06 Low-Power Single Inverter
etcTI
5 SN74AUP1G07 Low-Power Single Buffer/Driver
etcTI
6 SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate
etcTI
7 SN74AUP1G08-Q1 Low-Power Single 2-Input Positive-AND Gate
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy