Datasheet4U Logo Datasheet4U.com

SN74AUP2G125 LOW-POWER DUAL BUS BUFFER GATE

SN74AUP2G125 Description

SN74AUP2G125 www.ti.com SCES688D * JANUARY 2007 * REVISED MAY 2010 LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS Check for Sam.
ORDERING INFORMATION The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications.

SN74AUP2G125 Features

* 1
* Available in the Texas Instruments NanoStar™ Package
* Low Static-Power Consumption (ICC = 0.9 mA Max)
* Low Dynamic-Power Consumption (Cpd = 4 pF Typ at 3.3 V)
* Low Input Capacitance (CI = 1.5 pF Typ)
* Low Noise
* Overshoot and Undershoot

SN74AUP2G125 Applications

* Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
* ESD Performance Tested Per JESD 22
* 2000-V Human-Body Model (A114-B, Class II)
* 1000-V Charged-Device Model (C101) 1OE 1A 2Y GND DCU PACKAGE (TOP VIEW) 1 8 2 7 3 6 4 5 VCC 2OE 1Y 2A DQE PACKAG

📥 Download Datasheet

Preview of SN74AUP2G125 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)

📌 All Tags

LOW-POWER DUAL BUS BUFFER GATE Texas Instruments
Texas Instruments SN74AUP2G125-like datasheet