Datasheet4U Logo Datasheet4U.com

SN74AUP3G17 - LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER

General Description

applications.

Key Features

  • 1.
  • 2 Available in the Texas Instruments NanoStar™ Package.
  • Low Static-Power Consumption (ICC = 0.9 μA Maximum).
  • Low Dynamic-Power Consumption (Cpd = 4.3 pF Typ at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typical).
  • Low Noise.
  • Overshoot and Undershoot.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUP3G14 LOW-POWER TRIPLE SCHMITT-TRIGGER INVERTER
SN74AUP3G04 LOW-POWER TRIPLE INVERTER GATE
SN74AUP3G06 LOW-POWER TRIPLE INVERTER BUFFER/DRIVER
SN74AUP3G07 LOW-POWER TRIPLE BUFFER/DRIVER
SN74AUP3G34 LOW-POWER TRIPLE BUFFER GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN74AUP3G17 www.ti.com SCES765C – DECEMBER 2009 – REVISED JANUARY 2012 LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER Check for Samples: SN74AUP3G17 FEATURES 1 •2 Available in the Texas Instruments NanoStar™ Package • Low Static-Power Consumption (ICC = 0.9 μA Maximum) • Low Dynamic-Power Consumption (Cpd = 4.3 pF Typ at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typical) • Low Noise – Overshoot and Undershoot <10% of VCC • Ioff Supports Partial-Power-Down Mode Operation • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation • tpd = 5.1 ns Maximum at 3.