* a latched clock enable (CE) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if CE is low. Clock triggering occurs at a particular voltage level and is not directly related to the positive-goin
SN74F377AN Datasheet (838.12 KB)
SN74F377AN
838.12 KB
Octal d-type flip-flop.
Contains Eight D-Type Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Incl.
📁 Related Datasheet
SN74F377A OCTAL D-TYPE FLIP-FLOP (Texas Instruments)
SN74F373 OCTAL TRANSPARENT D-TYPE LATCHES (Texas Instruments)
SN74F373N OCTAL TRANSPARENT D-TYPE LATCHES (Texas Instruments)
SN74F374 Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
SN74F374N Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
SN74F378 HEX D-Type Flip-Flop (Texas Instruments)
SN74F30 8-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN74F30N 8-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES (Texas Instruments)
SN74F32N QUADRUPLE 2-INPUT POSITIVE-OR GATES (Texas Instruments)
