Datasheet4U Logo Datasheet4U.com

SN74HC109N - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS

Download the SN74HC109N datasheet PDF. This datasheet also covers the SN74HC109 variant, as both devices belong to the same dual j-k positive-edge-triggered flip-flops family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74HC109-etcTI.pdf) that lists specifications for multiple related part numbers.

General Description

These devices contain two independent J-K positiveedge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse.

Overview

SN54HC109, SN74HC109 SCLS470C – MARCH 2003 – REVISED JUNE 2022 SNx4HC109 Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset.

Key Features

  • Wide operating voltage range of 2 V to 6 V.
  • Low input current of 1 μA max.
  • High-current outputs drive up to 10 LSTTL loads.
  • Low power consumption, 40-μA max ICC.
  • Typical tpd = 12 ns.
  • ±4-mA output drive at 5 V 2.

More Datasheets from Texas Instruments

Part Number Description
SN74HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC10 Triple 3-Input NAND Gates
SN74HC10-EP TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10-Q1 TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10D Triple 3-Input NAND Gates
SN74HC10N TRIPLE 3-INPUT POSITIVE-NAND GATES
SN74HC11 Triple 3-Input AND Gates
SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC112N DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC125 Quadruple Buffers