Datasheet4U Logo Datasheet4U.com

SN74LV132A - Quadruple Positive-NAND Gate

Description

The 'LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.

B or Y = A + B in positive logic.

Features

  • 1 2-V to 5.5-V VCC Operation.
  • Max tpd of 9 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support Mixed-Mode Voltage Operation on All Ports.
  • Latch-Up Performance Exceeds 250 mA per JESD 17.
  • Ioff Supports Live Insertion, Partial Power-Down Mode, and Back Drive Protection.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Hum.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV138A 3-Line to 8-Line Decoders or Demultiplexers
SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXER
SN74LV10A Triple 3-Input Positive-NAND Gate
SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LV132A, SN74LV132A SCLS394J – APRIL 1999 – REVISED FEBRUARY 2015 SNx4LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 1 Features •1 2-V to 5.5-V VCC Operation • Max tpd of 9 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.
Published: |