Datasheet4U Logo Datasheet4U.com

SN74LVC32374A - 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

Datasheet Summary

Description

This 32-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVC32374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Features

  • Member of the Texas Instruments Widebus™ Family.
  • Operates From 1.65 V to 3.6 V.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 4.5 ns at 3.3 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C SN74LVC32374A 32-BIT EDGE-.

📥 Download Datasheet

Datasheet preview – SN74LVC32374A

Datasheet Details

Part number SN74LVC32374A
Manufacturer Texas Instruments
File Size 405.84 KB
Description 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
Datasheet download datasheet SN74LVC32374A Datasheet
Additional preview pages of the SN74LVC32374A datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Member of the Texas Instruments Widebus™ Family • Operates From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 4.5 ns at 3.3 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C SN74LVC32374A 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES407A – JULY 2002 – REVISED MARCH 2005 • Ioff Supports Partial-Power-Down Mode Operation • Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.
Published: |