900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

SN74LVC3G04 Datasheet Preview

SN74LVC3G04 Datasheet

Triple Inverter Gate

No Preview Available !

SN74LVC3G04
www.ti.com
SCES363L – AUGUST 2001 – REVISED NOVEMBER 2013
Triple Inverter Gate
Check for Samples: SN74LVC3G04
FEATURES
1
2 Available in the Texas Instruments NanoFree™
Package
• Supports 5-V VCC Operation
• Inputs Accept Voltages to 5.5 V
• Max tpd of 4.1 ns at 3.3 V
• Low Power Consumption, 10-µA Max ICC
• ±24-mA Output Drive at 3.3 V
• Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
• Typical VOHV (Output VOH Undershoot)
>2 V at VCC = 3.3 V, TA = 25°C
• Ioff Supports Live Insertion, Partial-Power-
Down Mode, and Back-Drive Protection
• Can Be Used as a Down Translator to
Translate Inputs From a Max of 5.5 V Down to
the VCC Level
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DESCRIPTION
This triple inverter is designed for 1.65-V to 5.5-V VCC
operation. The SN74LVC3G04 device performs the
Boolean function Y = A.
NanoFree™ package technology is a major
breakthrough in IC packaging concepts, using the die
as the package.
This device is fully specified for partial-power-down
applications using Ioff. The Ioff circuitry disables the
outputs, preventing damaging current backflow
through the device when it is powered down.
DCT PACKAGE
(TOP VIEW)
1A
1
3Y
2
2A
3
GND
4
8
VCC
7
1Y
6
3A
5
2Y
DCU PACKAGE
(TOP VIEW)
1A 1
3Y 2
2A 3
GND 4
8
VCC
7 1Y
6 3A
5 2Y
YZP PACKAGE
(BOTTOM VIEW)
GND 4 5 2Y
2A 3 6 3A
3Y 2 7 1Y
1A
1 8 VCC
See mechanical drawings for dimensions.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2001–2013, Texas Instruments Incorporated




etcTI

SN74LVC3G04 Datasheet Preview

SN74LVC3G04 Datasheet

Triple Inverter Gate

No Preview Available !

SN74LVC3G04
SCES363L – AUGUST 2001 – REVISED NOVEMBER 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Function Table
(Each Inverter)
INPUT
A
OUTPUT
Y
H
L
L
H
Logic Diagram (Positive Logic)
1
1A
7
1Y
3
2A
5
2Y
6
3A
2
3Y
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VI
Input voltage range(2)
VO
Voltage range applied to any output when the output is in the high-impedance or power-off state(2)
VO
Voltage range applied to any output when the output is in the high or low state(2)(3)
IIK
Input clamp current
VI < 0
IOK
Output clamp current
VO < 0
IO
Continuous output current
Continuous current through VCC or GND
DCT package
θJA
Package thermal impedance(4)
DCU package
YZP package
Tstg Storage temperature range
MIN
MAX UNIT
–0.5
6.5 V
–0.5
6.5 V
–0.5
6.5 V
–0.5 VCC + 0.5 V
–50 mA
–50 mA
±50 mA
±100 mA
220
227 °C/W
102
–65
150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of VCC is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
2
Submit Documentation Feedback
Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: SN74LVC3G04


Part Number SN74LVC3G04
Description Triple Inverter Gate
Maker etcTI
PDF Download

SN74LVC3G04 Datasheet PDF






Similar Datasheet

1 SN74LVC3G04 Triple Inverter Gate
etcTI
2 SN74LVC3G06 Triple Inverter Buffer/Driver
etcTI
3 SN74LVC3G07 Triple Buffer/Driver
etcTI
4 SN74LVC3G07-EP Triple Buffer/Driver
etcTI
5 SN74LVC3G07-Q1 Triple Buffer/Driver
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy