Datasheet4U Logo Datasheet4U.com

SN74LVC841A - 10-BIT BUS-INTERFACE D-TYPE LATCH

General Description

This 10-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVC841A is designed specifically for driving highly capacitive or relatively low-impedance loads.

Key Features

  • Operates From 1.65 V to 3.6 V.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 6.7 ns at 3.3 V.
  • Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC).
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC821A 10-BIT BUS-INTERFACE FLIP-FLOP
SN74LVC823A 10-BIT BUS-INTERFACE FLIP-FLOP
SN74LVC827A 10-Bit Buffer/Driver
SN74LVC828A 10-Bit Buffer/Driver
SN74LVC861A 10-Bit Bus Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com FEATURES • Operates From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 6.7 ns at 3.3 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Partial-Power-Down Mode Operation • Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.