Datasheet4U Logo Datasheet4U.com

SN74LVTH373-EP - 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCH

General Description

This octal latch is designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVTH373 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN74LVTH373ĆEP 3.3ĆV ABT OCTAL TRANSPARENT DĆTYPE LATCH WITH 3ĆSTATE OUTPUTS SCBS770 − NOVEMBER 2003 D Controlled Baseline − One Assembly/Test Site, One Fabrication Site D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Supports Unregulated Battery Operation Down to 2.7 V D Ioff and Power-Up 3-State Support Hot Insertion † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.