SNJ54HCT377J
Key Features
- Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse
- When CLK is at either the high or low level, the D input has no effect at the output
- These devices are designed to prevent false clocking by transitions at CLKEN
