Click to expand full text
D Highest Performance Floating-Point Digital
Signal Processor (DSP)
– ’320C40-60: 33-ns Instruction Cycle Time, 330 MOPS, 60 MFLOPS, 30 MIPS, 384M Bytes / s
– ’320C40-50: 40-ns Instruction Cycle Time
– ’320C40-40: 50-ns Instruction Cycle Time
D Six Communications Ports D Six-Channel Direct Memory Access (DMA)
Coprocessor
D Single-Cycle Conversion to and From
IEEE-754 Floating-Point Format
D Single Cycle, 1/x, 1/Ǹ x D Source-Code Compatible With TMS320C3x D Single-Cycle 40-Bit Floating-Point,
32-Bit Integer Multipliers
D Twelve 40-Bit Registers, Eight Auxiliary
Registers, 14 Control Registers, and Two
Timers
D IEEE 1149.