Datasheet4U Logo Datasheet4U.com

TMS320F28035 - Real-Time Microcontrollers

This page provides the datasheet information for the TMS320F28035, a member of the TMS320F28030 Real-Time Microcontrollers family.

Description

C2000™ 32-bit microcontrollers are optimized for processing, sensing, and actuation to improve closed-loop performance in real-time control applications such as industrial motor drives; solar inverters and digital power; electrical vehicles and transportation; motor control; and sensing and signal

Features

  • High-efficiency 32-bit CPU (TMS320C28x).
  • 60MHz (16.67ns cycle time).
  • 16 × 16 and 32 × 32 MAC operations.
  • 16 × 16 dual MAC.
  • Harvard bus architecture.
  • Atomic operations.
  • Fast interrupt response and processing.
  • Unified memory programming model.
  • Code-efficient (in C/C++ and Assembly).
  • Programmable Control Law Accelerator (CLA).
  • 32-bit floating-point math accelerator.
  • Executes code independent.

📥 Download Datasheet

Datasheet preview – TMS320F28035

Datasheet Details

Part number TMS320F28035
Manufacturer Texas Instruments
File Size 3.90 MB
Description Real-Time Microcontrollers
Datasheet download datasheet TMS320F28035 Datasheet
Additional preview pages of the TMS320F28035 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
TMS320F28030, TMS320F28030-Q1, TMS320F28031, TMS320F28031-Q1, TMS320F28032 TMS320F28032-Q1, TMS320F28033, TMS320F28033-Q1, TMS320F28034, TMS320F28034-Q1 TMS320F28035, TMS320F28035-Q1 SPRS584Q – APRIL 2009 – REVISED JANUARY 2024 TMS320F2803x Real-Time Microcontrollers 1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ and Assembly) • Programmable Control Law Accelerator (CLA) – 32-bit floating-point math accelerator – Executes code independently of the main CPU • Endianness: Little endian • JTAG boundary scan support – IEEE Standard 1149.
Published: |