900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

TVP7000 Datasheet Preview

TVP7000 Datasheet

VIDEO AND GRAPHICS DIGITIZER

No Preview Available !

TVP7000
www.ti.com
TRIPLE 8/10-BIT, 150/110 MSPS, VIDEO
AND GRAPHICS DIGITIZER WITH ANALOG PLL
SLES143 – SEPTEMBER 2005
FEATURES
Analog Channels
– -6 dB to 6 dB Analog Gain
– Analog Input MUXs
– Auto Video Clamp
– Three Digitizing Channels, Each With
Independently Controllable Clamp, PGA,
and ADC
– Clamping: Selectable Clamping Between
Bottom Level and Mid-level
– Offset: 1024-Step Programmable RGB or
YPbPr Offset Control
– PGA: 8-Bit Programmable Gain Amplifier
– ADC: 8/10-Bit 150/110 MSPS A/D Converter
– Automatic Level Control Circuit
– Composite Sync: Integrated Sync-on-Green
Extraction From GreenLuminance Channel
– Support for DC and AC-Coupled Input
Signals
PLL
– Fully Integrated Analog PLL for Pixel Clock
Generation
– 12-150 MHz Pixel Clock Generation From
HSYNC Input
– Adjustable PLL Loop Bandwidth for
Minimum Jitter
– 5-Bit Programmable Subpixel Accurate
Positioning of Sampling Phase
Output Formatter
– Support for RGB/YCbCr 4:4:4 and YCbCr
4:2:2 Output Modes to Reduce Board Traces
– Dedicated DATACLK Output for Easy
Latching of Output Data
System
– Industry-Standard Normal/Fast I2C Interface
With Register Readback Capability
– Space-Saving TQFP-100 Pin Package
– Thermally-Enhanced PowerPAD™ Package
for Better Heat Dissipation
APPLICATIONS
LCD TV/Monitors/Projectors
DLP TV/Projectors
PDP TV/Monitors
PCTV Set-Top Boxes
Digital Image Processing
Video Capture/Video Editing
Scan Rate/Image Resolution Converters
Video Conferencing
Video/Graphics Digitizing Equipment
DESCRIPTION
TVP7000 is a complete solution for digitizing video
and graphic signals in RGB or YPbPr color spaces.
The device supports pixel rates up to 150 MHz.
Therefore, it can be used for PC graphics digitizing
up to the VESA standard of SXGA (1280 × 1024)
resolution at 75 Hz screen refresh rate, and in video
environments for the digitizing of digital TV formats,
including HDTV up to 1080p. TVP7000 can be used
to digitize CVBS and S-Video signal with 10-bit
ADCs.
The TVP7000 is powered from 3.3-V and 1.8-V
supply and integrates a triple high-performance A/D
converter with clamping functions and variable gain,
independently programmable for each channel. The
clamping timing window is provided by an external
pulse or can be generated internally. The TVP7000
includes analog slicing circuitry on the Y or G input to
support sync-on-luminance or sync-on-green extrac-
tion. In addition, TVP7000 can extract discrete
HSYNC and VSYNC from composite sync using a
sync slicer.
TVP7000 also contains a complete analog PLL block
to generate a pixel clock from the HSYNC input. Pixel
clock output frequencies range from 12 MHz to 150
MHz.
All programming of the part is done via an indus-
try-standard I2C interface, which supports both read-
ing and writing of register settings. The TVP7000 is
available in a space-saving TQFP 100-pin PowerPAD
package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005, Texas Instruments Incorporated




etcTI

TVP7000 Datasheet Preview

TVP7000 Datasheet

VIDEO AND GRAPHICS DIGITIZER

No Preview Available !

TVP7000
SLES143 – SEPTEMBER 2005
RIN_1
RIN_2
RIN_3
GIN_1
GIN_2
GIN_3
GIN_4
BIN_1
BIN_2
BIN_3
www.ti.com
TA
0°C to 70°C
ORDERING INFORMATION
PACKAGED DEVICES
100-PIN PLASTIC FLATPACK PowerPAD™
TVP7000PZP
FUNCTIONAL BLOCK DIAGRAM
Clamp
PGA
Clamp
PGA
10−bit
ADC
10−bit
ADC
Output
Formatter
ROUT[9:0]
GOUT[9:0]
Clamp
PGA
10−bit
ADC
BOUT[9:0]
SOGIN_1
SOGIN_2
SOGIN_3
HSYNC_A
HSYNC_B
VSYNC_A
VSYNC_B
COAST
CLAMP
EXT_CLK
FILT1
FILT2
PWDN
RESETB
SCL
SDA
I2CA
Timing Processor
and Clock generation
Host
Interface
DATACLK
SOGOUT
HSOUT
VSOUT
2



Part Number TVP7000
Description VIDEO AND GRAPHICS DIGITIZER
Maker etcTI
Total Page 3 Pages
PDF Download

TVP7000 Datasheet PDF





Similar Datasheet

1 TVP7000 VIDEO AND GRAPHICS DIGITIZER
etcTI
2 TVP7001 Triple 8/10-Bit 165/110 MSPS Video Graphics Digitizer w/Analog PLL
ETCTI
3 TVP7002 TVP7002 Triple 8/10-Bit 165/110-MSPS Video and Graphics Digitizer With Horiz PLL (Rev. C)
ETCTI
4 TVP70025I TVP70025I Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL (Rev. C)
ETCTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy