Datasheet4U Logo Datasheet4U.com

74AHCT138D - 3-to-8 line decoder/demultiplexer

Download the 74AHCT138D datasheet PDF. This datasheet also covers the 74AHC138 variant, as both devices belong to the same 3-to-8 line decoder/demultiplexer family and are provided as variant models within a single manufacturer datasheet.

Description

The 74AHC138; 74AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard No.

7A.

Features

  • Balanced propagation delays.
  • All inputs have Schmitt-trigger action.
  • Demultiplexing capability.
  • Multiple input enable for easy expansion.
  • Ideal for memory chip select decoding.
  • Inputs accepts voltages higher than VCC.
  • For 74AHC138 only: operates with CMOS input levels.
  • For 74AHCT138 only: operates with TTL input levels.
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74AHC138-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74AHCT138D
Manufacturer Nexperia
File Size 256.07 KB
Description 3-to-8 line decoder/demultiplexer
Datasheet download datasheet 74AHCT138D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHCT138 3-to-8 line decoder/demultiplexer NXP
74AHCT138 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes
74AHCT138S16 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes
74AHCT138T16 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes
74AHCT132 Quad 2-input NAND Schmitt trigger NXP

Other Datasheets by Nexperia

Part Number Description
74AHCT138 3-to-8 line decoder/demultiplexer
74AHCT138-Q100 3-to-8 line decoder/demultiplexer
74AHCT138BQ 3-to-8 line decoder/demultiplexer
74AHCT138PW 3-to-8 line decoder/demultiplexer
74AHCT132 Quad 2-input NAND Schmitt trigger

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHC138; 74AHCT138 3-to-8 line decoder/demultiplexer; inverting Rev. 5 — 10 September 2020 Product data sheet 1. General description The 74AHC138; 74AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC138; 74AHCT138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive outputs (Y0 to Y7) that are LOW when selected. There are three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.
Published: |