Datasheet4U Logo Datasheet4U.com

74AHCT594 - 8-bit shift register

Download the 74AHCT594 datasheet PDF (74AHC594 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 8-bit shift register.

Description

The 74AHC594; 74AHCT594 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Features

  • Wide supply voltage range from 2.0 V to 5.5 V.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger action.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • CMOS low power dissipation.
  • 8-bit serial-in, parallel-out shift register with storage.
  • Independent direct overriding clears on shift and storage registers.
  • Independent clocks for shift and storage registers.
  • Latch-up performance excee.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74AHC594-nexperia.pdf) that lists specifications for multiple related part numbers.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AHC594; 74AHCT594 8-bit shift register with output register Rev. 4 — 7 July 2021 Product data sheet 1. General description The 74AHC594; 74AHCT594 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC594; 74AHCT594 is an 8-bit, non-inverting, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (SHCP and STCP) and direct overriding clears (SHR and STR) are provided on both the shift and storage registers. A serial output (Q7S) is provided for cascading purposes. Both the shift and storage register clocks are positive-edge triggered.
Published: |