Datasheet4U Logo Datasheet4U.com

74ALVC16836ADGG - 20-bit registered driver

Download the 74ALVC16836ADGG datasheet PDF. This datasheet also covers the 74ALVC16836A variant, as both devices belong to the same 20-bit registered driver family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74ALVC16836A is a 20-bit universal bus driver.

Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP).

When LE is LOW, the A to Y data flow is transparent.

Key Features

  • Wide supply voltage range from 1.2 V to 3.6 V.
  • CMOS low-power consumption.
  • Direct interface with TTL levels.
  • Current drive ± 24 mA at 3.0 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74ALVC16836A-nexperia.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVC16836A 20-bit registered driver NXP
74ALVC16834A 18-bit registered driver NXP
74ALVC16835 Low Voltage 18-Bit Universal Bus Driver Fairchild Semiconductor
74ALVC16835A 18-bit registered driver 3-State NXP
74ALVC16839 Low Voltage 20-Bit Selectable Register/Buffer Fairchild Semiconductor

Other Datasheets by Nexperia

Part Number Description
74ALVC16836A 20-bit registered driver
74ALVC16834A 18-bit registered driver
74ALVC16834ADGG 18-bit registered driver
74ALVC16835A 18-bit registered driver
74ALVC16835ADGG 18-bit registered driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVC16836A 20-bit registered driver with inverted register enable; 3-state Rev. 2 — 12 September 2018 Product data sheet 1. General description The 74ALVC16836A is a 20-bit universal bus driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP). When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flipflop. When OE is LOW the outputs are active. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latch/flip-flop.