Datasheet4U Logo Datasheet4U.com

74ALVC373 - Octal D-type transparent latch

General Description

The 74ALVC373 is an octal D-type transparent latch with 3-state outputs.

Key Features

  • Wide supply voltage range from 1.65 V to 3.6 V.
  • 3.6 V tolerant inputs/outputs.
  • CMOS low power consumption.
  • Direct interface with TTL levels (2.7 V to 3.6 V).
  • Power-down mode.
  • Latch-up performance exceeds 250 mA.
  • Complies with JEDEC standards:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22.

📥 Download Datasheet

Datasheet Details

Part number 74ALVC373
Manufacturer Nexperia
File Size 262.25 KB
Description Octal D-type transparent latch
Datasheet download datasheet 74ALVC373 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVC373 Octal D-type transparent latch NXP
74ALVC374 Octal D-type flip-flop positive edge-trigger NXP
74ALVC32 Low Voltage Quad 2-Input OR Gate Fairchild Semiconductor
74ALVC32 Quad 2-input OR gate NXP
74ALVC38 Low Voltage Quad 2-Input NAND Gate Fairchild Semiconductor

Other Datasheets by Nexperia

Part Number Description
74ALVC374 Octal D-type flip-flop
74ALVC32 Quad 2-input OR gate
74ALVC32-Q100 Quad 2-input OR gate
74ALVC32BQ Quad 2-input OR gate
74ALVC32D Quad 2-input OR gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVC373 Octal D-type transparent latch; 3-state Rev. 3 — 30 April 2021 Product data sheet 1. General description The 74ALVC373 is an octal D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. This device is fully specified for partial power down applications using IOFF.