Datasheet4U Logo Datasheet4U.com

74HC125D - Quad buffer/line driver

Download the 74HC125D datasheet PDF. This datasheet also covers the 74HC125 variant, as both devices belong to the same quad buffer/line driver family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74HC125; 74HCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE).

A HIGH on nOE causes the outputs to assume a high impedance OFF-state.

Inputs include clamp diodes.

Key Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • The 74HC125: CMOS levels.
  • The 74HCT125: TTL levels.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CD.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74HC125-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74HC125D
Manufacturer Nexperia
File Size 242.00 KB
Description Quad buffer/line driver
Datasheet download datasheet 74HC125D Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC125; 74HCT125 Quad buffer/line driver; 3-state Rev. 8 — 22 February 2024 Product data sheet 1. General description The 74HC125; 74HCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Complies with JEDEC standards: • JESD8C (2.7 V to 3.6 V) • JESD7A (2.0 V to 6.