Datasheet4U Logo Datasheet4U.com

74HC299 - 8-bit universal shift register

Description

The 74HC299 is an 8-bit universal shift register with 3-state outputs.

It contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and hold operations.

Features

  • CMOS input levels.
  • Multiplexed inputs/outputs provide improved bit density.
  • Four operating modes:.
  • Shift left.
  • Shift right.
  • Hold (store).
  • Load data.
  • Operates with output enable or at high-impedance OFF-state.
  • 3-state outputs drive bus lines directly.
  • Cascadable for n-bit word lengths.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Speci.

📥 Download Datasheet

Datasheet Details

Part number 74HC299
Manufacturer nexperia
File Size 264.40 KB
Description 8-bit universal shift register
Datasheet download datasheet 74HC299 Datasheet

📁 Similar Datasheet

  • 74HC299 - 8-bit universal shift register (Philips)
  • 74HC297 - Digital phase-locked-loop filter (Philips)
  • 74HC298 - Quad. 2-input Multiplexers (Hitachi)
  • 74HC298 - Quad. 2-input Multiplexers (Hitachi)
  • 74HC20 - Dual 4-input NAND gate (Philips)
  • 74HC21 - DUAL 4-INPUT AND GATE (STMicroelectronics)
  • 74HC21D - Dual 4-Input AND Gate (Toshiba)
  • 74HC221 - Dual non-retriggerable monostable multivibrator (Philips)
  • 74HC237 - 3-to-8 line decoder/demultiplexer (Philips)
  • 74HC237D - 3-to-8 Line Decoder/Latch (Toshiba)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC299 8-bit universal shift register; 3-state Rev. 6 — 11 May 2021 Product data sheet 1. General description The 74HC299 is an 8-bit universal shift register with 3-state outputs. It contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and hold operations. The type of operation is determined by the mode select inputs S0 and S1. Pins I/O0 to I/O7 are flip-flop 3-state buffer outputs which allow them to operate as data inputs in parallel load mode. The serial outputs Q0 and Q7 are used for expansion in serial shifting of longer words. A LOW signal on the asynchronous master reset input MR overrides the Sn and clock CP inputs and resets the flip-flops.
Published: |