Datasheet4U Logo Datasheet4U.com

74HC390 - Dual decade ripple counter

Description

The 74HC390; 74HCT390 is a dual 4-bit decade ripple counter divided into four separately clocked sections.

The counters have two divide-by-2 sections and two divide-by-5 sections.

Features

  • Input levels:.
  • For 74HC390: CMOS level.
  • For 74HCT390: TTL level.
  • Two BCD decade or bi-quinary counters.
  • One device can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
  • Two master reset inputs to clear each decade counter individually.
  • Supply voltage range from 4.5 V to 5.5 V.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standard JESD7A.

📥 Download Datasheet

Datasheet Details

Part number 74HC390
Manufacturer Nexperia
File Size 253.04 KB
Description Dual decade ripple counter
Datasheet download datasheet 74HC390 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC390 Dual decade ripple counter Philips
74HC390 Dual Decade Ripple Counter Texas Instruments
74HC393 Dual 4-Stage Binary Ripple Counter ON Semiconductor
74HC393 Dual 4-Stage Binary Counter Texas Instruments
74HC393D Dual Binary Counter Toshiba

Other Datasheets by Nexperia

Part Number Description
74HC390D Dual decade ripple counter
74HC393 Dual 4-bit binary ripple counter
74HC393-Q100 Dual 4-bit binary ripple counter
74HC393BQ Dual 4-bit binary ripple counter
74HC393D Dual 4-bit binary ripple counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC390; 74HCT390 Dual decade ripple counter Rev. 5 — 18 October 2021 Product data sheet 1. General description The 74HC390; 74HCT390 is a dual 4-bit decade ripple counter divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections share an asynchronous master reset input (nMR) and can be used in a BCD decade or bi-quinary configuration. If master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks (nCP0 and nCP1) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
Published: |