74HC3G16DP Datasheet - nexperia

Triple buffer gate

* Wide supply voltage range from 2.0 V to 6.0 V

* CMOS input levels

* Complies with JEDEC standard no. 7 A

* Symmetrical output impedance

* High noise immunity

* Low-power dissipation

* Balanced propagation delays

* ESD protection:

74HC3G16DP

174.08 KB

Triple buffer gate.

📁 Related Datasheet

74HC3G16 Triple buffer gate (nexperia)

74HC3G14 Triple inverting Schmitt trigger (nexperia)

74HC3G14-Q100 Triple inverting Schmitt trigger (nexperia)

74HC3G14DC Triple inverting Schmitt trigger (nexperia)

74HC3G14DP Triple inverting Schmitt trigger (nexperia)

74HC3G04 Inverter (NXP)

74HC3G04 Triple inverter (nexperia)

74HC3G04-Q100 Triple inverter (nexperia)

74HC3G04DC Triple inverter (nexperia)

74HC3G04DP Triple inverter (nexperia)

TAGS

74HC3G16DP Triple buffer gate nexperia

Image Gallery