Datasheet4U Logo Datasheet4U.com

74HC4520-Q100 - Dual 4-bit synchronous binary counter

Description

The 74HC4520-Q100; 74HCT4520-Q100 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1).

They have buffered outputs from all 4 bit positions (nQ0 to nQ3), and an asynchronous master reset input (nMR).

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • For 74HC4.

📥 Download Datasheet

Datasheet Details

Part number 74HC4520-Q100
Manufacturer nexperia
File Size 251.62 KB
Description Dual 4-bit synchronous binary counter
Datasheet download datasheet 74HC4520-Q100 Datasheet

📁 Similar Datasheet

  • 74HC4520-Q100 - Dual 4-bit synchronous binary counter (NXP)
  • 74HC4520 - Dual 4-Bit Synchronous Binary Counter (NXP Semiconductors)
  • 74HC4510 - BCD up/down counter (Philips)
  • 74HC4510 - BCD up/down counter (NXP Semiconductors)
  • 74HC4511 - BCD to 7-segment latch/decoder/driver (NXP Semiconductors)
  • 74HC4514 - 4-to-16 line decoder/demultiplexer (NXP Semiconductors)
  • 74HC4515 - 4-to-16 line decoder/demultiplexer (NXP Semiconductors)
  • 74HC4516 - Binary up/down counter (Philips)
  • 74HC4516 - Binary up/down counter (NXP Semiconductors)
  • 74HC4518 - Dual synchronous BCD counter (Philips)
Other Datasheets by nexperia
  • 74HC4520 - Dual 4-bit synchronous binary counter
  • 74HC4520D - Dual 4-bit synchronous binary counter
  • 74HC4520PW - Dual 4-bit synchronous binary counter
  • 74HC4511 - BCD to 7-segment latch/decoder/driver
  • 74HC4511D - BCD to 7-segment latch/decoder/driver
  • 74HC4514 - 4-to-16 line decoder/demultiplexer
  • 74HC4514D - 4-to-16 line decoder/demultiplexer
  • 74HC4515 - 4-to-16 line decoder/demultiplexer

Full PDF Text Transcription

Click to expand full text
74HC4520-Q100; 74HCT4520-Q100 Dual 4-bit synchronous binary counter Rev. 3 — 9 October 2020 Product data sheet 1. General description The 74HC4520-Q100; 74HCT4520-Q100 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3), and an asynchronous master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of nCP0 when nCP1 is HIGH. It also advances on the HIGH-to-LOW transition of nCP1 if nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter. The other clock input may be used as a clock enable input. A HIGH on nMR resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1. Inputs include clamp diodes.
Published: |