Datasheet4U Logo Datasheet4U.com

74HC75 - Quad bistable transparant latch

General Description

The 74HC75 is a quad bistable transparent latch with complementary outputs.

Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34).

When LEnn is HIGH, the data enters the latches and appears at the nQ outputs.

Key Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Complementary Q and Q outputs.
  • VCC and GND on the center pins.
  • CMOS input levels.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000.

📥 Download Datasheet

Datasheet Details

Part number 74HC75
Manufacturer Nexperia
File Size 257.30 KB
Description Quad bistable transparant latch
Datasheet download datasheet 74HC75 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC75 Quad bistable transparent latch Philips
74HC7540 Octal Schmitt trigger buffer/line driver Philips
74HC7541 Octal Schmitt trigger buffer/line driver NXP
74HC7541 Octal Schmitt trigger buffer/line driver Philips
74HC7597 8-bit shift register Philips

Other Datasheets by Nexperia

Part Number Description
74HC7540 Octal Schmitt trigger buffer/line driver
74HC7540D Octal Schmitt trigger buffer/line driver
74HC7541 Octal Schmitt trigger buffer/line driver
74HC7541-Q100 Octal Schmitt trigger buffer/line driver
74HC7541D Octal Schmitt trigger buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC75 Quad bistable transparent latch Rev. 6 — 17 January 2024 Product data sheet 1. General description The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2.