Download the 74HCT4520D datasheet PDF.
This datasheet also covers the 74HC4520 variant, as both devices belong to the same dual 4-bit synchronous binary counter family and are provided as variant models within a single manufacturer datasheet.
General Description
The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1).
They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR).
Key Features
Wide supply voltage range from 2.0 V to 6.0 V.
CMOS low power dissipation.
High noise immunity.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Full PDF Text Transcription for 74HCT4520D (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
74HCT4520D. For precise diagrams, and layout, please refer to the original PDF.
74HC4520; 74HCT4520 Dual 4-bit synchronous binary counter Rev. 6 — 9 October 2020 Product data sheet 1. General description The 74HC4520; 74HCT4520 are dual 4-bit interna...
View more extracted text
1. General description The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH transition of nCP0 when nCP1 is HIGH. It also advances on the HIGH-to-LOW transition of nCP1 when nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter. The other clock input may be used as a clock enable input. A HIGH on nMR, resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1. Inputs include cla
74HCT4520D Datasheet
