900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






nexperia

74LV00DB Datasheet Preview

74LV00DB Datasheet

Quad 2-input NAND gate

No Preview Available !

74LV00
Quad 2-input NAND gate
Rev. 4 — 9 December 2015
Product data sheet
1. General description
The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with
74HC00 and 74HCT00.
The 74LV00 provides a quad 2-input NAND function.
2. Features and benefits
Wide operating voltage: 1.0 V to 5.5 V
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and
Tamb = 25 C
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Ordering information
Table 1. Ordering information
Type number Package
Temperature range Name
Description
74LV00D
40 C to +125 C SO14
plastic small outline package; 14 leads;
body width 3.9 mm
74LV00DB
40 C to +125 C SSOP14
plastic shrink small outline package; 14 leads;
body width 5.3 mm
74LV00PW
40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
74LV00BQ
40 C to +125 C
DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 14 terminals;
body 2.5 3 0.85 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1




nexperia

74LV00DB Datasheet Preview

74LV00DB Datasheet

Quad 2-input NAND gate

No Preview Available !

Nexperia
4. Functional diagram
74LV00
Quad 2-input NAND gate
 $
 %
 $
 %
 $
 %
 $
 %
< 
< 
< 
< 
PQD
Fig 1. Logic symbol












PQD
Fig 2. IEC logic symbol
5. Pinning information
5.1 Pinning
$
<
%
PQD
Fig 3. Logic diagram (one gate)
$ 
% 
< 
$ 
% 
< 
*1' 
 9&&
 %
 $

 <
 %
 $
 <
DDF
Fig 4. Pin configuration SO14 and (T)SSOP14
WHUPLQDO
LQGH[DUHD
% 
< 
$ 
% 
< 
/9
9&& 
 %
 $
 <
 %
 $
DDK
7UDQVSDUHQWWRSYLHZ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to VCC.
Fig 5. Pin configuration DHVQFN14
74LV00
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 9 December 2015
© Nexperia B.V. 2017. All rights reserved
2 of 14


Part Number 74LV00DB
Description Quad 2-input NAND gate
Maker nexperia
PDF Download

74LV00DB Datasheet PDF






Similar Datasheet

1 74LV00D Quad 2-input NAND gate
nexperia
2 74LV00DB Quad 2-input NAND gate
nexperia





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy