74LVC1G17
Single Schmitt trigger buffer
Rev. 12 — 8 June 2018
Product data sheet
1 General description
The 74LVC1G17 provides a buffer function with Schmitt trigger input. It is capable of
transforming slowly changing input signals into sharply defined outputs.
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of
this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing the damaging backflow current through the
device when it is powered down.
2 Features and benefits
• Wide supply voltage range from 1.65 V to 5.5 V
• High noise immunity
• Complies with JEDEC standard
– JESD8-7 (1.65 V to 1.95 V)
– JESD8-5 (2.3 V to 2.7 V)
– JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
– HBM: ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2000 V
– MM: JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Unlimited rise and fall times
• Inputs accept voltages up to 5 V
• Multiple package options
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3 Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC1G17GW
-40 °C to +125 °C
74LVC1G17GV
-40 °C to +125 °C
Name
TSSOP5
SC-74A
Description
plastic thin shrink small outline package;
5 leads; body width 1.25 mm
plastic surface-mounted package; 5 leads
Version
SOT353-1
SOT753
