74LVC3G16 Datasheet - nexperia

Triple buffer

* Wide supply voltage range from 1.65 V to 5.5 V

* 5 V tolerant input/output for interfacing with 5 V logic

* High noise immunity

* Complies with JEDEC standard:

* JESD8-7 (1.65 V to 1.95 V)

* JESD8-5 (2.3 V to 2.7 V)

* JESD8B/JESD36 (2.7 V to

74LVC3G16

212.09 KB

Triple buffer.

📁 Related Datasheet

74LVC3G14 Triple inverting Schmitt trigger (NXP)

74LVC3G14 Triple inverting Schmitt trigger (nexperia)

74LVC3G17 Triple non-inverting Schmitt trigger (NXP)

74LVC3G17 Triple non-inverting Schmitt trigger (nexperia)

74LVC3G17-Q100 Triple non-inverting Schmitt trigger (nexperia)

74LVC3G04 Triple inverter (NXP)

74LVC3G04 TRIPLE INVERTER GATE (DIODES)

74LVC3G04 Triple inverter (nexperia)

74LVC3G04-Q100 Triple inverter (nexperia)

74LVC3G06 Triple inverter (NXP Semiconductors)

TAGS

74LVC3G16 Triple buffer nexperia

Image Gallery