Datasheet4U Logo Datasheet4U.com

74LVC574A - Octal D-type flip-flop

Description

The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs.

Features

  • Wide supply voltage range from 1.2 to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Overvoltage tolerant inputs to 5.5 V.
  • High-impedance when VCC = 0 V.
  • 8-bit positive edge-triggered register.
  • Independent register and 3-state buffer operation.
  • Flow-through pin-out architecture.
  • IOFF circuitry provides partial Power-down mode operation.
  • Complies with JEDEC standard:.
  • JESD8-7A.

📥 Download Datasheet

📁 Similar Datasheet

  • 74LVC574A - Octal D-type flip-flop (NXP)
  • 74LVC574A - OCTAL D-TYPE FLIP-FLOP (Diodes)
  • 74LVC574A - Low-Voltage CMOS Octal D-Type Flip-Flop (ON Semiconductor)
  • 74LVC573A - Octal D-type transparent latch (NXP)
  • 74LVC573A - OCTAL D-TYPE LATCH (STMicroelectronics)
  • 74LVC573A - OCTAL TRANSPARENT D-TYPE LATCH (Diodes)
  • 74LVC573A - Low-Voltage CMOS Octal Transparent Latch (ON Semiconductor)
  • 74LVC540A - OCTAL BUFFER/LINE DRIVER (Diodes)
  • 74LVC540A - Low-Voltage CMOS Octal Buffer (ON Semiconductor)
  • 74LVC541A - Octal buffer/line driver (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 6 — 30 August 2021 Product data sheet 1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Published: |