74LVT16373A Datasheet PDF (16-bit transparent D-type latch)

74LVT16373A - 16-bit transparent D-type latch

Description

The 74LVT16373A is a 16-bit D-type transparent latch with 3-state outputs.

The device can be used as two 8-bit transparent latches or a single 16-bit transparent latch.

Features

16-bit transparent latch.
3-state buffers.
Wide supply voltage range from 2.7 to 3.6 V.
BiCMOS high speed and output drive.
Output capability: +64 mA/.
32 mA.
Direct interface with TTL levels.
Overvoltage tolerant inputs to 5.5 V.
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs.
Live insertion/extraction permitted.
Power-up reset.
Power-up 3-stat.

Datasheet Details

Part number	74LVT16373A
Manufacturer	nexperia
File Size	223.22 KB
Description	16-bit transparent D-type latch
Datasheet	74LVT16373A Datasheet

📁 Similar Datasheet

74LVT16373A - 3.3V LVT 16-bit transparent D-type latch (NXP)

74LVT16373 - Low Voltage 16-Bit Transparent Latch (Fairchild Semiconductor)

74LVT16374 - Low Voltage 16-Bit D-Type Flip-Flop (Fairchild Semiconductor)

74LVT16374A - 3.3V 16-bit edge-triggered D-type flip-flop (NXP Semiconductors)

74LVT162240 - Low Voltage 16-Bit Inverting Buffer/Line Driver (Fairchild Semiconductor)

74LVT162240A - 3.3V LVT 16-bit inverting buffer/driver (NXP)

74LVT162244 - Low Voltage 16-Bit Buffer/Line Driver (Fairchild Semiconductor)

74LVT162244B - 3.3V 16-bit buffer/driver (NXP)

74LVT162245 - Low Voltage 16-Bit Transceiver (Fairchild Semiconductor)

74LVT162245B - 3.3V LVT 16-bit transceiver (Philips)

Full PDF Text Transcription

Click to expand full text

74LVT16373A 3.3 V 16-bit transparent D-type latch; 3-state Rev. 4 — 3 August 2021 Product data sheet 1. General description The 74LVT16373A is a 16-bit D-type transparent latch with 3-state outputs. The device can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The device features two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.

Published: Jul 24, 2019 |