Datasheet4U Logo Datasheet4U.com

74LVT16543A - 16-bit registered transceiver

General Description

The 74LVT16543A is a 16-bit registered transceiver with 3-state outputs.

The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Data flow in each direction is controlled by intput enable (nEAB and nEBA), latch enable (nLEAB and nLEBA), and output enable (nOEAB and nOEBA) inputs.

Key Features

  • 16-bit universal bus interface.
  • 3-state buffers.
  • Wide supply voltage range from 2.7 to 3.6 V.
  • Input and output interface capability to systems at 5 V supply.
  • Overvoltage tolerant inputs to 5.5 V.
  • Direct interface with TTL levels.
  • BiCMOS high speed and output drive.
  • Output capability: +64 mA/-32 mA.
  • Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs.
  • Live insertion/.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVT16543A 3.3V LVT 16-bit registered transceiver NXP
74LVT16541A 3.3V ABT 16-bit buffer/driver NXP
74LVT16500A 3.3V 18-bit universal bus transceiver NXP
74LVT16501A 3.3V LVT 18-bit universal bus transceiver NXP
74LVT162240 Low Voltage 16-Bit Inverting Buffer/Line Driver Fairchild Semiconductor

Other Datasheets by Nexperia

Part Number Description
74LVT162240A 16-bit inverting buffer/driver
74LVT162244B 16-bit buffer/driver
74LVT162245B 16-bit transceiver
74LVT162373 16-bit transparent D-type latch
74LVT162374 16-bit edge-triggered D-type flip-flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVT16543A 3.3 V 16-bit registered transceiver; 3-state Rev. 4 — 1 April 2021 Product data sheet 1. General description The 74LVT16543A is a 16-bit registered transceiver with 3-state outputs. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Data flow in each direction is controlled by intput enable (nEAB and nEBA), latch enable (nLEAB and nLEBA), and output enable (nOEAB and nOEBA) inputs. For A to B data flow, the device operates in the transparent mode when (nEAB) and (nLEAB) are LOW. A subsequent LOW-to-HIGH transition of the nLEAB input latches the data and the outputs no longer change with the inputs. A HIGH on either nEAB or nOEAB causes the outputs to assume a high-impedance OFF-state.