Datasheet4U Logo Datasheet4U.com

NPIC6C596A - Power logic 8-bit shift register

Description

The NPIC6C596A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs.

Both the shift and storage register have separate clocks.

Features

  • Specified from -40 °C to +125 °C.
  • Wide supply range 2.3 V to 5.5 V.
  • Low RDSon.
  • Eight Power EDNMOS transistor outputs of 100 mA continuous current.
  • 250 mA current limit capability.
  • Output clamping voltage 33 V.
  • 30 mJ avalanche energy capability.
  • Enhanced cascading for multiple stages.
  • All registers cleared with single input.
  • Low power consumption.
  • ESD protection:.
  • HBM JDS-001 Class 2 excee.

📥 Download Datasheet

Datasheet preview – NPIC6C596A

Datasheet Details

Part number NPIC6C596A
Manufacturer nexperia
File Size 279.88 KB
Description Power logic 8-bit shift register
Datasheet download datasheet NPIC6C596A Datasheet
Additional preview pages of the NPIC6C596A datasheet.

📁 Similar Datasheet

Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
NPIC6C596A Power logic 8-bit shift register; open-drain outputs Rev. 2 — 26 June 2020 Product data sheet 1. General description The NPIC6C596A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR input. A LOW on MR resets both the shift register and storage register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.
Published: |