datasheet4u.com

900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf



NXP
NXP

74HC193 Datasheet

Presettable synchronous 4-bit binary up/down counter


74HC193 Datasheet Preview


74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
Rev. 5 — 29 January 2016
Product data sheet
1. General description
The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate
up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state
synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is
pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while
CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at
any time to guarantee predictable behavior. The device can be cleared at any time by the
asynchronous master reset input (MR); it may also be loaded in parallel by activating the
asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count
down (TCD) outputs are normally HIGH. When the circuit has reached the maximum
count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW.
TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise,
the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW.
The terminal count outputs can be used as the clock input signals to the next higher order
circuit in a multistage counter, since they duplicate the clock waveforms. Multistage
counters will not be fully synchronous, since there is a slight delay time difference added
for each stage that is added. The counter may be preset by the asynchronous parallel
load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is
loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the
conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on
the master reset (MR) input will disable the parallel load gates, override both clock inputs
and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a
reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted
as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the
use of current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
Input levels:
For 74HC193: CMOS level
For 74HCT193: TTL level
Synchronous reversible 4-bit binary counting
Asynchronous parallel load
Asynchronous reset
Expandable without external logic
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V.
Page 1

NXP Semiconductors
74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C.
3. Ordering information
Table 1. Ordering information
Type number Package
Temperature
range
74HC193D
40 C to +125 C
74HCT193D
74HC193DB
40 C to +125 C
74HCT193DB
74HC193PW 40 C to +125 C
74HCT193PW
Name
SO16
SSOP16
TSSOP16
4. Functional diagram
Description
plastic small outline package; 16 leads;
body width 3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT109-1
SOT338-1
SOT403-1
   
 3/
 &38
 &3'
' ' '
&2817(5
'
7&8
7&'


 05
)/,3)/236
4 4 4 4

DDJ
Fig 1. Functional diagram
3/ ' ' ' '
&38
&3'
    
 
 
    
7&8
7&'
05 4 4 4 4 DDJ
Fig 2. Logic symbol
Fig 3. IEC logic symbol
74HC_HCT193
Product data sheet


&75
&


*


*
5


'






&7 
&7 


DDJ
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 29 January 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
2 of 28
Page 2

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
' '
'
'
3/
&38
7&8
6'
4
7 ))
4
5'
&3'
05
Fig 4. Logic diagram
4
6'
4
7 ))
4
5'
4
6'
4
7 ))
4
5'
4
6'
4
7 ))
4
5'
7&'
4 DDJ
Page 3
Part Number 74HC193
Manufactur NXP
Description Presettable synchronous 4-bit binary up/down counter
Total Page 28 Pages
PDF Download
74HC193 datasheet pdf
Download PDF File
74HC193 view html
View PDF for Mobile


Related Datasheet

74HC190 , 74HC190 , 74HC190 , 74HC191 , 74HC191 , 74HC191 , 74HC191 , 74HC192 , 74HC193 , 74HC193 , 74HC194 , 74HC195 ,

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy