Datasheet4U Logo Datasheet4U.com

S5933QE

PCI Interface Device Summary

S5933QE General Description

When performing a bus master write to the PCI bus, if only one location of the FIFO remains full, the S5933 deasserts FRAME# on the next clock to indicate the last data phase is in progress. If another value is written from the add-on at the right moment, an internal condition may cause IRDY# to re.

S5933QE Datasheet (125.58 KB)

Preview of S5933QE PDF

Datasheet Details

Part number:

S5933QE

Manufacturer:

AMCC

File Size:

125.58 KB

Description:

Pci interface device summary.
www.DataSheet4U.com PCI Interface Device Summary S5933QE Revision 4 January 6, 1999 Factory Device Update The following are all known device and doc.

📁 Related Datasheet

S5933QE Controller Device Summary (ETC)

S5933 32-Bit PCI MatchMaker (AMCC)

S5930 NMOS multichannel detector head (Hamamatsu Corporation)

S5930-256S NMOS multichannel detector head (Hamamatsu Corporation)

S5930-512S NMOS multichannel detector head (Hamamatsu Corporation)

S5931 NMOS multichannel detector head (Hamamatsu Corporation)

S5931-1024S NMOS multichannel detector head (Hamamatsu Corporation)

S5931-512S NMOS multichannel detector head (Hamamatsu Corporation)

S5935 32-Bit Pci Bus Master/target (AMCC)

S593T MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage (Vishay Telefunken)

TAGS

S5933QE PCI Interface Device Summary AMCC

Image Gallery

S5933QE Datasheet Preview Page 2 S5933QE Datasheet Preview Page 3

S5933QE Distributor