Datasheet4U Logo Datasheet4U.com

A67P83361 - (A67P83361 / A67P93181) Flow-through ZeBL SRAM

This page provides the datasheet information for the A67P83361, a member of the A67P93181 (A67P83361 / A67P93181) Flow-through ZeBL SRAM family.

Description

The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

The A67P93181, A67P83361 SRAMs integrate a 512K X 18, 256K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter.

Features

  • Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz) Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization Signal +2.5V ± 5% power supply Individual Byte Write control capability Clock enable ( CEN ) pin to enable clock and suspend operations Clock-controlled and registered address, data and control signals Registered output for pipelined.

📥 Download Datasheet

Datasheet preview – A67P83361

Datasheet Details

Part number A67P83361
Manufacturer AMIC Technology
File Size 272.66 KB
Description (A67P83361 / A67P93181) Flow-through ZeBL SRAM
Datasheet download datasheet A67P83361 Datasheet
Additional preview pages of the A67P83361 datasheet.
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com A67P93181/A67P83361 Preliminary Document Title 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAM Revision History Rev. No. 0.0 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAM History Initial issue Issue Date July 12, 2005 Remark Preliminary PRELIMINARY (July, 2005, Version 0.0) AMIC Technology, Corp. A67P93181/A67P83361 Preliminary Features Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz) Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization Signal +2.
Published: |