18 views

ARM946E-S Datasheet - ARM

ARM946E-S Manual

Using CP15 Control Register Enabling the Instruction TCM during soft reset Data TCM accesses Instruction TCM accesses 5-2 5-3 5-7 5-8 5-9 Chapter 6 Bus Interface Unit and Write Buffer 6.1 6.2 6.3 6.4 6.5 About the BIU and write buffer 6-2 AHB bus master interface 6-3 Noncached Thumb instruc.

www.DataSheet4U.com ARM946E-S ™ Revision: r1p1 Technical Reference Manual ww w.D ata Sh eet 4U .co m Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0201C www.DataSheet4U.com ARM946E-S Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. Release Information The following changes have been made to this document. Change history Date 16 February 2001 17 May 2002 15 May 2003 Issue A B C Change First release Second release Third release Proprieta.

ARM946E-S Features

* 8-4 Chapter 9 4U Debug Support About the debug interface 9-2 Debug systems 9-4 The JTAG state machine 9-7 Scan chains 9-12 Debug access to the caches 9-18 Debug interface signals 9-20 Determining the core and system state 9-25 Overview of EmbeddedICE-RT 9-26 Disabling EmbeddedICE-RT 9-2

ARM946E-S Datasheet (2.09 MB)