74LS109 Datasheet - Agere Systems

Dual J-K Flip-Flop

74LS109

Agere Systems

184.61 KB

Dual j-k flip-flop.
www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com .

📁 Related Datasheet

74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)

74LS109A LOW POWER SCHOTTKY (ON Semiconductor)

74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)

74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

TAGS

74LS109 Dual J-K Flip-Flop Agere Systems

Image Gallery