* JEDEC Standard Compliant
* Power supplies: VDD & VDDQ = +1.5V ± 0.075V
* Operating temperature: -40~95°C (TC)
* Supports JEDEC clock jitter specification
* Fully synchronous operation
* Fast clock rate: 800MHz
* Differential Clock, CK & CK#
AS4C128M16D3A-12BIN Datasheet (2.15 MB)
AS4C128M16D3A-12BIN
Alliance Semiconductor
2.15 MB
2gb double-data-rate-3 dram.
AS4C128M16D3A-12BIN
Revision History 2Gb AS4C128M16D3A-12BIN - 96 ball FBGA PACKAGE
Revision Details Rev 1.0 Preliminary datasheet
Date May. 2016
A.
📁 Related Datasheet
AS4C128M16D3B-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D3LA-12BIN 128M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C128M16D3LB-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D3LB-12BIN 2G DDR3L (Alliance Semiconductor)
AS4C128M16D2A-25BCN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D2A-25BIN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M8D2 128M x 8 bit DDRII Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D3 1Gb (128M x 8) bit DDR3 Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D3L 1Gb DDR3L (Alliance Semiconductor)
AS4C1259 256K x 1 DRAM (Austin Semiconductor)
