AS4C128M8D3L Datasheet, Ddr3l, Alliance Semiconductor

AS4C128M8D3L Features

• Ddr3l
• JEDEC Standard Compliant
• Power supplies: VDD & VDDQ = +1.35V
• Backward compatible: VDD & VDDQ = 1.5V +/- 0.075V
• Operating temperature: - Commercia

PDF File Details

Part number:

AS4C128M8D3L

Manufacturer:

Alliance Semiconductor

File Size:

3.18MB

Download:

📄 Datasheet

Description:

1gb ddr3l.

TAGS

AS4C128M8D3L

Alliance Semiconductor

📁 Related Datasheet

AS4C128M8D3 - 1Gb (128M x 8) bit DDR3 Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D3 REVISION HISTORY Revision Rev. 1.0 Rev. 2.0 Rev 3.0 Description Initial Issue Typing error – in Table 2 page 2 – incorrect temperature .

AS4C128M8D2 - 128M x 8 bit DDRII Synchronous DRAM (Alliance Semiconductor)
AS4C128M8D2 Confidential 128M x 8 bit DDRII Synchronous DRAM (SDRAM) Advanced (Rev. 1.0, Jun. /2013) Features  JEDEC Standard Compliant  JEDEC st.

AS4C128M16D2A-25BCN - 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D2A-25BCN AS4C128M16D2A-25BIN Revision History 2Gb AS4C128M16D2A - 84 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Dat.

AS4C128M16D2A-25BIN - 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D2A-25BCN AS4C128M16D2A-25BIN Revision History 2Gb AS4C128M16D2A - 84 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Dat.

AS4C128M16D3A-12BIN - 2Gb Double-Data-Rate-3 DRAM (Alliance Semiconductor)
AS4C128M16D3A-12BIN Revision History 2Gb AS4C128M16D3A-12BIN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date May. 2016 A.

AS4C128M16D3B-12BCN - Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D3B-12BCN Revision History 2Gb AS4C128M16D3B-12BCN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar. 2016 A.

AS4C128M16D3LA-12BIN - 128M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C128M16D3LA-12BIN Revision History 2Gb AS4C128M16D3LA-12BIN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date May. 2016 .

AS4C128M16D3LB-12BCN - Double-data-rate architecture (Alliance Semiconductor)
AS4C128M16D3LB-12BCN Revision History 2Gb AS4C128M16D3LB-12BCN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar. 2016 .

AS4C128M16D3LB-12BIN - 2G DDR3L (Alliance Semiconductor)
AS4C128M16D3LB-12BIN Revision History 2G DDR3L AS4C128M16D3LB-12BIN 96ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Dec. 20.

AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)
w w w t a .D S a e h U 4 t e .c m o w w w .D a S a t e e h U 4 t m o .c .