* JEDEC Standard Compliant
* Power supplies: VDD & VDDQ = +1.5V ± 0.075V
* Operating temperature: -40~95°C (TC)
* Supports JEDEC clock jitter specification
* Fully synchronous operation
* Fast clock rate: 800MHz
* Differential Clock, CK & CK#
AS4C256M16D3A-12BIN Datasheet (2.27 MB)
AS4C256M16D3A-12BIN
Alliance Semiconductor
2.27 MB
256m x 16 bit ddr3 synchronous dram.
AS4C256M16D3A-12BIN
Revision History 4Gb AS4C256M16D3A-12BIN - 96 ball FBGA PACKAGE
Revision Details Rev 1.0 Preliminary datasheet
Date May. 2016
A.
📁 Related Datasheet
AS4C256M16D3B-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C256M16D3L 256M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C256M16D3LA-12BIN 256M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C256M16D3LB-12BAN 4Gb DRAM (Alliance Semiconductor)
AS4C256M16D3LB-12BCN 4Gb DRAM (Alliance Semiconductor)
AS4C256M16D3LB-12BIN 4Gb DRAM (Alliance Semiconductor)
AS4C256K16E0 5V 256K x 16 CMOS DRAM (Alliance Semiconductor)
AS4C256K16FO 5V 256K x 16 CMOS DRAM (Alliance Semiconductor)
AS4C2GM4D3L DDR3L SDRAM (Alliance Semiconductor)
AS4C2M32S 2M x 32 bit Synchronous DRAM (Alliance Semiconductor)
