EP910I

EPLD

Altera

EP910I Features

* Classic ® EPLD Family Data Sheet s Complete device family with logic densities of 300 to 900 usable gates (see Table 1) s Device erasure and reprogramming with non-volatile EPROM configuration elements s Fast pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz s 24 t

EP910I General Description

The Altera ClassicTM device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology, Classic devices also have a Turbo-only version, which is described in this data sheet. Classic devices support 100% TTL emulation and can easily integrate multiple.

EP910I Datasheet (657.80 KB)

EP910I Datasheet Preview — Preview of EP910I PDF

Datasheet Details

Part number:

EP910I

Manufacturer:

Altera

File Size:

657.80 KB

Description:

Epld.

📁 Related Datasheet

EP910 EPLD (Altera)

EP9100 SMD 28 Pin 5 Tap TTL (PCA)

EP9101 SMD 28 Pin 5 Tap TTL (PCA)

EP9102 SMD 28 Pin 5 Tap TTL (PCA)

EP9103 SMD 28 Pin 5 Tap TTL (PCA)

EP9104 SMD 28 Pin 5 Tap TTL (PCA)

EP9105 SMD 28 Pin 5 Tap TTL (PCA)

EP9106 SMD 28 Pin 5 Tap TTL (PCA)

EP9107 SMD 28 Pin 5 Tap TTL (PCA)

EP9108 SMD 28 Pin 5 Tap TTL (PCA)

TAGS

EP910I EPLD Altera

Image Gallery

EP910I Features

EP910I General Description

Datasheet Details

File Size:

Description:

EP910I Distributor