PEEL18CV8Z-25 Datasheet PDF - Anachip CMOS Programmable Electrically Erasable Logic Specs

PEEL18CV8Z-25 - CMOS Programmable Electrically Erasable Logic

Datasheet Summary

Description

The PEEL™18CV8Z is a Programmable Electrically Erasable Logic (PEEL™) SPLD (Simple Programmable Logic Device) that

Features

Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 μA (typical) at standby - Icc = 2 mA (typical) at 1 MHz CMOS Electrically Erasable Technology - Superior factory testing - Reprogrammable in plastic package - Reduces retrofit and development costs.

Datasheet Details

Part number	PEEL18CV8Z-25
Manufacturer	Anachip
File Size	326.11 KB
Description	CMOS Programmable Electrically Erasable Logic
Datasheet	PEEL18CV8Z-25 Datasheet
Additional preview pages of the PEEL18CV8Z-25 datasheet.

📁 Similar Datasheet

PEEL18CV8 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8J-10 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8J-15 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8J-25 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8J-5 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8J-7 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8JI-10 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8JI-15 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8JI-25 - CMOS Programmable Electrically Erasable Logic Device (ETC)

PEEL18CV8JI-5 - CMOS Programmable Electrically Erasable Logic Device (ETC)

Full PDF Text Transcription

Click to expand full text

PEEL™ 18CV8Z-25 CMOS Programmable Electrically Erasable Logic Device Features Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 μA (typical) at standby - Icc = 2 mA (typical) at 1 MHz CMOS Electrically Erasable Technology - Superior factory testing - Reprogrammable in plastic package - Reduces retrofit and development costs Application Versatility - Replaces random logic - Super set of standard PLDs - Pin and JEDEC compatible with 16V8 - Ideal for use in power-sensitive systems Architectural Flexibility - Enhanced architecture fits in more logic - 113 product terms x 36 input AND array - 10 inputs and 8 I/O pins - 12 possible macrocell configurations - Asynchronous clear, Synchronous preset - Independent output enables - Programmable clock; pin 1 or p-term - Programm

Published: Jan 9, 2020 |