Datasheet Specifications
- Part number
- ADN2865
- Manufacturer
- Analog Devices ↗
- File Size
- 476.54 KB
- Datasheet
- ADN2865_AnalogDevices.pdf
- Description
- Clock and Data Recovery
Description
www.DataSheet4U.com Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES Preliminary Technical Data .Features
* Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds ITU-T Jitter Specifications Integrated Limiting Amp: 6mV sensitivity Adjustable slice level: ±100 mV Patented dual-loop clock recovery architecture Programmable LOS detect and Slice Level Integrated PRBS Generator and Detector No reference clock requiApplications
* Passive Optical Network s SONET OC-1/3/12/48 and all associated FEC rates Fibre Channel, 2× Fibre Channel , GbE, HDTV, etc. WDM transponders Test equipment FUNCTIONAL BLOCK DIAGRAM Figure 1 ADN2865 Functional Block Diagram Rev. PrA Information furnished by Analog Devices is believed to be accurateADN2865 Distributors
📁 Related Datasheet
📌 All Tags