datasheet4u.com

900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf



Intersil Corporation
Intersil Corporation

CD4048BMS Datasheet

CMOS Multifunction Expandable 8 Input Gate


CD4048BMS Datasheet Preview


CD4048BMS
December 1992
CMOS Multifunction
Expandable 8 Input Gate
Features
Pinout
• High-Voltage Type (20V Rating)
• Three State Output
• Many Logic Functions Available in One Package
• Standardize, Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20V
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
• Noise Margin (Over Full Package Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
CD4048BMS
TOP VIEW
J (OUTPUT) 1
Kd 2
H3
INPUTS
G4
F5
E6
Kb 7
VSS 8
16 VDD
15 EXPAND
14 A
13 B
12 C
INPUTS
11 D
10 Ka
9 Kc
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Functional Diagram
Applications
• Selection of Up to 8 Logic Functions
• Digital Control of Logic
• General Purpose Gating Logic
- Decoding
- Encoding
Description
CD4048BMS is an 8-input gate having four control inputs. Three
binary control inputs - Ka, Kb, and Kc - provide the implementa-
tion of eight different logic functions. These functions are OR,
NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/
NOR.
A fourth control input, Kd, provides the user with a 3-state output.
When control input Kd is high, the output is either a logic 1 or a
logic 0 depending on the inner states. When control input Kd is
low, the output is an open circuit. This feature enables the user to
connect this device to a common bus line.
In addition to the eight input lines, an EXPAND input is provided
that permits the user to increase the number of inputs into a
CD4048BMS (see Figure 2). For example, two CD4048BMS’s
can be cascaded to provided a 16-input multifunction gate. When
the EXPAND input is not used, it should be connected to VSS.
The CD4048BMS is supplied in these 16 lead outline packages:
INPUTS
A
B
C
D
EXPAND
INPUTS
E
F
G
H
BINARY CONTROL INPUTS
FUNCTION CONTROL
Ka Kb Kc Kd
3 STATE
CONTROL
10 7 9 2
14
13
12
11
15 I J OUTPUT
6
5
4
3 VSS = 8
VDD = 16
Braze Seal DIP H4S
Frit Seal DIP
H1E
Ceramic Flatpack H6W
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-912
File Number 3314
Page 1

Specifications CD4048BMS
Absolute Maximum Ratings
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . .±10mA
Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC
Package Types D, F, K, H
Storage Temperature Range (TSTG) . . . . . . . . . . . -65oC to +150oC
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for
10s Maximum
Reliability Information
Thermal Resistance . . . . . . . . . . . . . . . .
θja
Ceramic DIP and FRIT Package . . . . . 80oC/W
θjc
20oC/W
Flatpack Package . . . . . . . . . . . . . . . . 70oC/W
20oC/W
Maximum Package Power Dissipation (PD) at +125oC
For TA = -55oC to +100oC (Package Type D, F, K) . . . . . . 500mW
For TA = +100oC to +125oC (Package Type D, F, K) . . . . . Derate
Linearity at 12mW/oC to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
GROUP A
LIMITS
PARAMETER
SYMBOL
CONDITIONS (NOTE 1)
SUBGROUPS TEMPERATURE MIN MAX UNITS
Supply Current
IDD VDD = 20V, VIN = VDD or GND
1
+25oC
- 0.5 µA
2
+125oC
- 50 µA
VDD = 18V, VIN = VDD or GND
3
-55oC
- 0.5 µA
Input Leakage Current
IIL VIN = VDD or GND VDD = 20
1
+25oC
-100
-
nA
2
+125oC
-1000 -
nA
VDD = 18V
3
-55oC
-100
-
nA
Input Leakage Current
IIH VIN = VDD or GND VDD = 20
1
+25oC
- 100 nA
2
+125oC
- 1000 nA
VDD = 18V
3
-55oC
- 100 nA
Output Voltage
VOL15 VDD = 15V, No Load
1, 2, 3
+25oC, +125oC, -55oC -
50 mV
Output Voltage
VOH15 VDD = 15V, No Load (Note 3)
1, 2, 3
+25oC, +125oC, -55oC 14.95
-
V
Output Current (Sink)
IOL5 VDD = 5V, VOUT = 0.4V
1
+25oC
0.53 - mA
Output Current (Sink)
IOL10 VDD = 10V, VOUT = 0.5V
1
+25oC
1.4 - mA
Output Current (Sink)
IOL15 VDD = 15V, VOUT = 1.5V
1
+25oC
3.5 - mA
Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V
1
+25oC
- -0.53 mA
Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V
1
+25oC
- -1.8 mA
Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V
1
+25oC
- -1.4 mA
Output Current (Source) IOH15 VDD = 15V, VOUT = 13.5V
1
+25oC
- -3.5 mA
N Threshold Voltage
VNTH VDD = 10V, ISS = -10µA
1
+25oC
-2.8 -0.7 V
P Threshold Voltage
VPTH VSS = 0V, IDD = 10µA
1
+25oC
0.7 2.8
V
Functional
F VDD = 2.8V, VIN = VDD or GND
7
+25oC
VOH > VOL < V
VDD = 20V, VIN = VDD or GND
7
+25oC
VDD/2 VDD/2
VDD = 18V, VIN = VDD or GND
8A
+125oC
VDD = 3V, VIN = VDD or GND
8B
-55oC
Input Voltage Low
VIL VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC -
1.5 V
(Note 2)
Input Voltage High
VIH VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC 3.5
-
V
(Note 2)
Input Voltage Low
VIL VDD = 15V, VOH > 13.5V,
1, 2, 3
+25oC, +125oC, -55oC -
4V
(Note 2)
VOL < 1.5V
Input Voltage High
VIH VDD = 15V, VOH > 13.5V,
1, 2, 3
+25oC, +125oC, -55oC 11
-
V
(Note 2)
VOL < 1.5V
Tri-State Output
Leakage
IOZL VIN = VDD or GND VDD = 20V
VOUT = 0V
1
2
+25oC
+125oC
-0.4 - µA
-12 - µA
VDD = 18V
3
-55oC
-0.4 - µA
Tri-State Output
Leakage
IOZH VIN = VDD or GND VDD = 20V
VOUT = VDD
1
2
+25oC
+125oC
- 0.4 µA
- 12 µA
VDD = 18V
3
-55oC
- 0.4 µA
NOTES: 1. All voltages referenced to device GND, 100% testing being 3. For accuracy, voltage is measured differentially to VDD. Limit
implemented.
is 0.050V max.
2. Go/No Go test with limits applied to inputs.
7-913
Page 2

Specifications CD4048BMS
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Propagation Delay
Ka to Output
Transition Time
SYMBOL CONDITIONS (NOTE 1, 2)
TPHL VDD = 5V, VIN = VDD or GND
TPLH
TTHL VDD = 5V, VIN = VDD or GND
TTLH
GROUP A
SUBGROUPS TEMPERATURE
9 +25oC
10, 11
+125oC, -55oC
9 +25oC
10, 11
+125oC, -55oC
NOTES:
1. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
2. -55oC and +125oC limits guaranteed, 100% testing being implemented.
LIMITS
MIN MAX
- 600
- 810
- 200
- 270
UNITS
ns
ns
ns
ns
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Supply Current
SYMBOL
CONDITIONS
IDD VDD = 5V, VIN = VDD or GND
VDD = 10V, VIN = VDD or GND
VDD = 15V, VIN = VDD or GND
Output Voltage
Output Voltage
Output Voltage
Output Voltage
Output Current (Sink)
VOL VDD = 5V, No Load
VOL VDD = 10V, No Load
VOH VDD = 5V, No Load
VOH VDD = 10V, No Load
IOL5 VDD = 5V, VOUT = 0.4V
Output Current (Sink)
IOL10 VDD = 10V, VOUT = 0.5V
Output Current (Sink)
IOL15 VDD = 15V, VOUT = 1.5V
Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V
Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V
Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V
Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V
Input Voltage Low
Input Voltage High
Propagation Delay
Ka to Output
VIL
VIH
TPHL1
TPLH1
VDD = 10V, VOH > 9V, VOL <
1V
VDD = 10V, VOH > 9V, VOL <
1V
VDD = 10V
VDD = 15V
NOTES
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2
1, 2, 3
1, 2, 3
TEMPERATURE
-55oC, +25oC
+125oC
-55oC, +25oC
+125oC
-55oC, +25oC
+125oC
+25oC, +125oC,
-55oC
+25oC, +125oC,
-55oC
+25oC, +125oC,
-55oC
+25oC, +125oC,
-55oC
+125oC
-55oC
+125oC
-55oC
+125oC
-55oC
+125oC
-55oC
+125oC
-55oC
+125oC
-55oC
+125oC
-55oC
+25oC, +125oC,
-55oC
+25oC, +125oC,
-55oC
+25oC
+25oC
LIMITS
MIN MAX
- 0.25
- 7.5
- 0.5
- 15
- 0.5
- 30
- 50
- 50
4.95 -
9.95 -
0.36 -
0.64 -
0.9 -
1.6 -
2.4 -
4.2 -
- -0.36
- -0.64
- -1.15
- -2.0
- -0.9
- -1.6
- -2.4
- -4.2
-3
7-
- 300
- 240
UNITS
µA
µA
µA
µA
µA
µA
mV
mV
V
V
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
V
V
ns
ns
7-914
Page 3
Part Number CD4048BMS
Manufactur Intersil Corporation
Description CMOS Multifunction Expandable 8 Input Gate
Total Page 11 Pages
PDF Download
CD4048BMS datasheet pdf
Download PDF File
CD4048BMS view html
View PDF for Mobile


Related Datasheet

CD4048BMS ,

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy