Datasheet4U Logo Datasheet4U.com

CY37128V - 5V/ 3.3V/ ISR High-Performance CPLDs

Download the CY37128V datasheet PDF. This datasheet also covers the CY3 variant, as both devices belong to the same 5v/ 3.3v/ isr high-performance cplds family and are provided as variant models within a single manufacturer datasheet.

Description

The Ultra37000™ family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance.

The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs.

Features

  • In-System Reprogrammable™ (ISR™) CMOS CPLDs.
  • JTAG interface for reconfigurability.
  • Design changes do not cause pinout changes.
  • Design changes do not cause timing changes.
  • High density.
  • 32 to 512 macrocells.
  • 32 to 264 I/O pins.
  • Five dedicated inputs including four clock pins.
  • Simple timing model.
  • No fanout delays.
  • No expander delays.
  • No dedicated vs. I/O pin delays.
  • No additional.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY3-7032.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY3APS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY3APSMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation
CY3AS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY3ASMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation
CY3DMS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation

Other Datasheets by Cypress (Infineon)

Part Number Description
CY37128VP100-125AC 5V/ 3.3V/ ISR High-Performance CPLDs
CY37128VP100-125BBC 5V/ 3.3V/ ISR High-Performance CPLDs
CY37128VP100-83AC 5V/ 3.3V/ ISR High-Performance CPLDs
CY37128VP100-83AI 5V/ 3.3V/ ISR High-Performance CPLDs
CY37128VP100-83BBC 5V/ 3.3V/ ISR High-Performance CPLDs

Full PDF Text Transcription

Click to expand full text
Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features • In-System Reprogrammable™ (ISR™) CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes • High density — 32 to 512 macrocells — 32 to 264 I/O pins — Five dedicated inputs including four clock pins • Simple timing model — No fanout delays — No expander delays — No dedicated vs. I/O pin delays — No additional delay through PIM — No penalty for using full 16 product terms • • • • — No delay for steering or sharing product terms 3.
Published: |