Datasheet4U Logo Datasheet4U.com

CY7C1024DV33 - 3-Mbit (128K x 24) Static RAM

Description

TheCY7C1024DV33 is a highperformanceCMOS static RAM organizedas 128 K words by24 bits.

This devicehas an automatic power-downfeaturethat significantlyreduces power consum ption when deselected.

Features

  • I Highspeed Ë tAA = 10 ns I Low activepower Ë ICC = 175 mA at f= 100 MHz I Low CMOS standbypower Ë ISB2 = 25 mA I Operatingvoltages of3.3 ±0.3 V I 2.0 V data retention I Automatic power-downwhendeselected I Transistor-transistorlogic (TTL) compatibleinputs andoutputs I EasymemoryexpansionwithCE1, CE2, andCE3 features I AvailableinPb-freestandard119-ballPBGA Functional.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1024DV33 3-Mbit (128 K × 24) Static RAM Features I Highspeed Ë tAA = 10 ns I Low activepower Ë ICC = 175 mA at f= 100 MHz I Low CMOS standbypower Ë ISB2 = 25 mA I Operatingvoltages of3.3 ±0.3 V I 2.0 V data retention I Automatic power-downwhendeselected I Transistor-transistorlogic (TTL) compatibleinputs andoutputs I EasymemoryexpansionwithCE1, CE2, andCE3 features I AvailableinPb-freestandard119-ballPBGA FunctionalDescription TheCY7C1024DV33 is a highperformanceCMOS static RAM organizedas 128 K words by24 bits. This devicehas an automatic power-downfeaturethat significantlyreduces power consum ption when deselected. Towritetothedevice, enablethechip(CE1 LOW, CE2 HIGH, andCE3 LOW), whileforcingtheWriteEnable(WE) input LOW.
Published: |