Datasheet4U Logo Datasheet4U.com

IN74AC109 - Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

IN74AC109 Description

TECHNICAL DATA IN74AC109 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74AC109 is identical in pinout to the LS/ALS109,HC.

IN74AC109 Applications

* of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e. g. , either GND or VCC). Unused outputs must be lef

📥 Download Datasheet

Preview of IN74AC109 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
IN74AC109
Manufacturer
ETC
File Size
170.72 KB
Datasheet
IN74AC109_ETC.pdf
Description
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

📁 Related Datasheet

  • IN74AC10 - Triple 3-Input Positive-NAND Gate (IK Semiconductor)
  • IN74AC11 - Triple 3-Input AND Gate (IK Semiconductor)
  • IN74AC112 - Dual J-K Negative-Edge-Triggered Flip-Flop (IK Semiconductor)
  • IN74AC125 - Quad 3-State Buffer (IK Semiconductor)
  • IN74AC132 - Quad 2-Input NAND Schmitt-Trigger Inverter (IK Semiconductor)
  • IN74AC138 - 3-8 Decoder/Demultiplexer (IK Semiconductor)
  • IN74AC139 - Dual 2-4 Decoder/Demultiplexer (IK Semiconductor)
  • IN74AC14 - Hex Schmitt-Trigger Inverter (IK Semiconductor)

📌 All Tags

ETC IN74AC109-like datasheet