74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop

Fairchild Semiconductor

Description

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs June 1998 Revised February 2001 74LCX112 Low Voltage Dual J-.
The LCX112 is a dual J-K flip-flop.

📥 Download Datasheet

74LCX112 Datasheet Preview — Preview of 74LCX112 PDF

Datasheet Specifications

Part number: 74LCX112
Manufacturer: Fairchild Semiconductor
File Size: 124.96 KB
Datasheet: 74LCX112_FairchildSemiconductor.pdf
Description: Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop

Features

* s 5V tolerant inputs s 2.3V
* 3.6V VCC specifications provided s 7.5 ns tPD max (VCC = 3.3V), 10 µA ICC max s Power down high impedance inputs and outputs s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performa

74LCX112 Distributors

📁 Related Datasheet

74LCX125FT 74LCX139 74LCX162244 74LCX16374 74LCX00 74LCX02

📌 All Tags

Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop Fairchild Semiconductor

Fairchild Semiconductor 74LCX112-like datasheet