MB90925 Datasheet - Fujitsu Media Devices

Features

* Clock Built-in PLL clock frequency multiplication circuit. Selection of machine clocks (PLL clocks) is allowed among frequency division by 2 on oscillation clock and multiplication of 1 to 4 times of oscillation clock(for 4 MHz oscillation clock, 4 MHz to 16 MHz). Operation by sub clock(up